# 计算机体系结构

周学海
xhzhou@ustc.edu.cn
0551-63606864
中国科学技术大学

# Review

- **硬件方法挖掘ILP**
  - 编译阶段无法确定的相关性，在程序执行时，用硬件方法判定
  - 可以使得程序代码在其他机器上有效地执行
- **记分牌的主要思想：允许stall后的指令继续**
  - 乱序执行(out-of-order execution) => 乱序完成(out-of-order completion)
  - 发射前检测结构相关和WAW相关
  - 读操作数前检测RAW相关
  - 写结果前处理WAR相关

# CDC 6600 Scoreboard

**CDC 6600 scoreboard的主要缺陷:**

- **没有定向数据通路**
- **指令窗口较小，仅局限于基本块内的调度**
- **功能部件数较少**
- **结构冲突时不能发射**
- **WAR相关是通过等待解决的**
- **WAW相关时，不会进入Issue阶段**

# 第5章 指令级并行

**5.1 指令级并行的基本概念及静态指令流调度**

ILP及挑战性问题

软件方法挖掘指令集并行

基本块内的指令集并行

**5.2硬件方法挖掘指令级并行**

5.2-1 指令流动态调度方法之一：Scoreboard

**5.2-2 指令流动态调度方法之二：Tomasulo**

**5.3 分支预测方法**

**5.4 基于硬件的推测执行**

**5.5 存储器访问冲突消解及多发射技术**

**5.6 多线程技术**

# 5.2-2 指令流动态调度方法：Tomasulo

Tomasulo技术要点 → 算法运行示例 → Tomasulo循环展开示例

1、硬件结构
2、主要数据结构
3、流水线控制过程

# 动态调度方案之二：Tomasulo Algorithm

- **该算法首次在 IBM 360/91上使用（CDC6600推出三年后）**
- **目标: 在没有专用编译器的情况下，提高系统性能**
- **IBM 360 & CDC 6600 ISA的差别**
  - IBM360只有 2位寄存器描述符 vs. CDC 6600寄存器描述符3位
  - IBM360　4个FP 寄存器 vs. CDC 6600 8个
  - IBM 360 有memory-register 操作
- **Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604，…**

# Tomasulo Algorithm vs. Scoreboard

- **控制和缓存分布在各部件中 vs. 控制和缓存集中在记分牌**
  - FU 缓存称“reservation stations”; 保存待用操作数
- **指令中的寄存器在RS中用寄存器值或指向RS的指针代替（称为register renaming）**
  - 避免 WAR, WAW hazards
  - RS多于寄存器，因此可以做更多编译器无法做的优化
- **传给FU的结果从RS来而不是从寄存器来**
  - FU的计算结果通过Common Data Bus 以广播方式发向所有功能部件
- **Load和Store部件也看作带有RS的功能部件**
- **可以跨越分支，允许FP操作队列中FP操作不仅仅局限于基本块**

# Tomasulo Organization



# Tomasulo Organization



# Reservation Station 结构

Op: 部件所进行的操作

Vj, Vk: 源操作数的值。Store 缓冲区有Vk域，用于存放要写入存储器的值

A: 存放存储器地址。开始存立即数，计算出有效地址后，存放有效地址

Qj, Qk: 产生源操作数的RS

注：没有记分牌中的准备就绪标志， Qj, Qk=0 => ready

Store 缓存区中Qk表示产生结果的RS

Busy: 标识RS或FU是否空闲

Register result status: 如果存在对寄存器的写操作，指示对该寄存器进行写操作的部件.

Qi: 保留站的编号

# Tomasulo 算法的三阶段

1. Issue—从FP操作队列中取指令
   如果RS空闲(no structural hazard), 则控制发射指令和操作数(renames registers). 消除WAR，WAW相关
2. Execution—operate on operands (EX)
   当两操作数就绪后，就可以执行。
   如果没有准备好，则监测Common Data Bus 以获取结果。通过推迟指令执行避免RAW相关
3. Write result—finish execution (WB)
   将结果通过Common Data Bus传给所有等待该结果的部件;
   表示RS可用

- 通常的数据总线: data + destination （“go to” bus)
- Common data bus: data + source （“come from” bus)
  - 64 bits 数据线 + 4 bits 功能部件源地址（FU source address)
  - 产生结果的部件如果与RS中等待的部件匹配，就进行写操作
  - 广播方式传送

# Tomasulo 算法流水线控制

rs, rt : 源寄存器名；rd:目的寄存器名
RS: 保留站数据结构；r:保留站编号
RegisterStat：寄存器结果状态表
Reg： 寄存器组

1. Issue

FP Operation:

Wait until： Station r empty

Action or bookkeeping:

1st 操作数

if(RegisterStat[rs].Qi≠0) {RS[r].Qj ← RegisterStat[rs].Qi}

2nd 操作数

else {RS[r].Vj ←Reg[rs]; RS[r].Qj ←0 }

if(RegisterStat[rt].Qi≠0) {RS[r].Qk ← RegisterStat[rt].Qi}

else {RS[r].Vk ←Reg[rt]; RS[r].Qk←0 }

RS[r].Busy ← yes; RegisterStat[rd].Qi = r;

Load or Store:

Wait until: Buffer r empty

Action or bookkeeping:

基址寄存器

if(RegisterStat[rs].Qi≠0)

{RS[r].Qj ← RegisterStat[rs].Qi}

else {RS[r].Vj ←Reg[rs]; RS[r].Qj ←0 }

RS[r].A ←imm; RS[r].Busy ← yes;

Load only: RegisterStat[rt].Qi = r;

Store only:

需写入的数据寄存器

if(RegisterStat[rt].Qi≠0) {RS[r].Qk ← RegisterStat[rt].Qi}

else {RS[r].Vk ←Reg[rt]; RS[r].Qk←0 }



# 注意：Load操作在EXE阶段分两步

2、Execute

FP Operation

wait until: (RS[r].Qj=0) and (RS[r].Qk=0)

Action or bookkeeping:

computer result: Operands are in Vj and Vk

Load-store step1

wait until: RS[r].Qj =0 & **r is head of load-store queue**

Action or bookkeeping:

RS[r].A ← RS[r].Vj + RS[r].A;

Load step2

wait until: Load Step1 complete

Action or bookkeeping:

Read from Mem[RS[r].A]



3、Write result

FP Operation or Load

Wait until: Execution complete at r & CDB available

Action or bookkeeping

∀x (if (RegisterStat[x].Qi=r) {Regs[x] ← result; RegisterStat[x].Qi ← 0})

∀ x (if(RS[x].Qj =r) {RS[x].Vj ←result; RS[x].Qj ←0});

∀ x (if(RS[x].Qk =r) {RS[x].Vk ←result; RS[x].Qk ←0});

RS[r].Busy ← no;

Store

wait until:

Execution complete at r & RS[r].Qk = 0

Action or bookkeeping

Mem[RS[r].A] ← RS[r].Vk;

RS[r].Busy ← no;



# Tomasulo 算法的特点

- **控制和缓存分布在各部件中**
  - FU 缓存称“reservation stations”; 保存待用操作数
- **指令中的寄存器在RS中用寄存器值或指向RS的指针代替（称为 register renaming）**
  - 避免 WAR, WAW hazards
  - RS多于寄存器，因此可以做更多编译器无法做的优化
- **传给FU的结果从RS来而不是从寄存器来，FU的计算结果通过Common Data Bus 以广播方式发向所有功能部件**
- **Load和Store部件也看作带有RS的功能部件**
- **可以跨越分支，允许FP操作队列中FP操作不仅仅局限于基本块**

# 5.2-2 指令流动态调度方法：Tomasulo

Tomasulo技术要点 → 算法运行示例 → Tomasulo循环展开示例

1、硬件结构
2、主要数据结构
3、流水线控制过程

# Tomasulo Example

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | | | |
| LD | F2 | 45+ | R3 | | | |
| MULTD | F0 | F2 | F4 | | | |
| SUBD | F8 | F6 | F2 | | | |
| DIVD | F10 | F0 | F6 | | | |
| ADDD | F6 | F8 | F2 | | | |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| | Mult1 | No | | | | | |
| | Mult2 | No | | | | | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **0** | *FU* | | | | | | | | | |

# Tomasulo Example Cycle 1

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | | |
| LD | F2 | 45+ | R3 | | | |
| MULTD | F0 | F2 | F4 | | | |
| SUBD | F8 | F6 | F2 | | | |
| DIVD | F10 | F0 | F6 | | | |
| ADDD | F6 | F8 | F2 | | | |

| | *Busy* | *Address* |
|---|---|---|
| Load1 | Yes | 34+R2 |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| | Mult1 | No | | | | | |
| | Mult2 | No | | | | | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| 1 | *FU* | | | | Load1 | | | | | |

# Tomasulo Example Cycle 2

*Instruction status:*

| Instruction | | j | k | Issue | Exec Comp | Write Result |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | | |
| LD | F2 | 45+ | R3 | 2 | | |
| MULTD | F0 | F2 | F4 | | | |
| SUBD | F8 | F6 | F2 | | | |
| DIVD | F10 | F0 | F6 | | | |
| ADDD | F6 | F8 | F2 | | | |

| | Busy | Address |
|---|---|---|
| Load1 | Yes | 34+R2 |
| Load2 | Yes | 45+R3 |
| Load3 | No | |

*Reservation Stations:*

| Time | Name | Busy | Op | S1 Vj | S2 Vk | RS Qj | RS Qk |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| | Mult1 | No | | | | | |
| | Mult2 | No | | | | | |

*Register result status:*

| Clock | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|
| 2 | FU | | Load2 | | Load1 | | | | | |

Note: Unlike 6600, can have multiple loads outstanding

# Tomasulo Example Cycle 3

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | |
| LD | F2 | 45+ | R3 | 2 | | |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | | | |
| DIVD | F10 | F0 | F6 | | | |
| ADDD | F6 | F8 | F2 | | | |

| | Busy | Address |
|---|---|---|
| Load1 | Yes | 34+R2 |
| Load2 | Yes | 45+R3 |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| | Mult1 | Yes | MULTD | | R(F4) | Load2 | |
| | Mult2 | No | | | | | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| 3 | *FU* | Mult1 | Load2 | | Load1 | | | | | |

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard
- Load1 completing; what is waiting for Load1?

# Tomasulo Example Cycle 4

*Instruction status:*

| Instruction | | j | k | Issue | Exec Comp | Write Result |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | | |
| DIVD | F10 | F0 | F6 | | | |
| ADDD | F6 | F8 | F2 | | | |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | Yes | 45+R3 |
| Load3 | No | |

*Reservation Stations:*

| Time | Name | Busy | Op | S1 Vj | S2 Vk | RS Qj | RS Qk |
|---|---|---|---|---|---|---|---|
| | Add1 | Yes | SUBD | M(A1) | | | Load2 |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| | Mult1 | Yes | MULTD | | R(F4) | Load2 | |
| | Mult2 | No | | | | | |

*Register result status:*

| Clock | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|
| 4 | FU | Mult1 | Load2 | | M(A1) | Add1 | | | | |

- Load2 completing; what is waiting for Load1?

# Tomasulo Example Cycle 5

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | | |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | | | |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| 2 | Add1 | Yes | SUBD | M(A1) | M(A2) | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| 10 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **5** | *FU* | Mult1 | M(A2) | | M(A1) | Add1 | Mult2 | | | |

# Tomasulo Example Cycle 6

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | | |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | | |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| 1 | Add1 | Yes | SUBD | M(A1) | M(A2) | | |
| | Add2 | Yes | ADDD | | M(A2) | Add1 | |
| | Add3 | No | | | | | |
| 9 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **6** | *FU* | Mult1 | M(A2) | | Add2 | Add1 | Mult2 | | | |

- **Issue ADDD here vs. scoreboard?**

# Tomasulo Example Cycle 7

*Instruction status:*

| Instruction | | j | k | Issue | Exec Comp | Write Result |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | 7 | |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | | |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| Time | Name | Busy | Op | S1 Vj | S2 Vk | RS Qj | RS Qk |
|---|---|---|---|---|---|---|---|
| 0 | Add1 | Yes | SUBD | M(A1) | M(A2) | | |
| | Add2 | Yes | ADDD | | M(A2) | Add1 | |
| | Add3 | No | | | | | |
| 8 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|
| 7 | FU | Mult1 | M(A2) | | Add2 | Add1 | Mult2 | | | |

- Add1 completing; what is waiting for it?

# Tomasulo Example Cycle 8

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | | |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| 2 | Add2 | Yes | ADDD | (M-M) | M(A2) | | |
| | Add3 | No | | | | | |
| 7 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **8** | *FU* | Mult1 | M(A2) | | Add2 | (M-M) | Mult2 | | | |

# Tomasulo Example Cycle 9

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | | |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| 1 | Add2 | Yes | ADDD | (M-M) | M(A2) | | |
| | Add3 | No | | | | | |
| 6 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **9** | *FU* | Mult1 | M(A2) | | Add2 | (M-M) | Mult2 | | | |

# Tomasulo Example Cycle 10

*Instruction status:*

| Instruction | | j | k | Issue | Exec Comp | Write Result |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| Time | Name | Busy | Op | S1 Vj | S2 Vk | RS Qj | RS Qk |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| 0 | Add2 | Yes | ADDD | (M-M) | M(A2) | | |
| | Add3 | No | | | | | |
| 5 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|
| **10** | *FU* | Mult1 | M(A2) | | Add2 | (M-M) | Mult2 | | | |

- **Add2 completing; what is waiting for it?**

# Tomasulo Example Cycle 11

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| 4 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **11** | *FU* | Mult1 | M(A2) | | (M-M+M | (M-M) | Mult2 | | | |

- Write result of ADDD here vs. scoreboard?
- All quick instructions complete in this cycle!

# Tomasulo Example Cycle 12

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| 3 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **12** | *FU* | Mult1 | M(A2) | | (M-M+M | (M-M) | Mult2 | | | |

# Tomasulo Example Cycle 13

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| 2 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **13** | *FU* | Mult1 | M(A2) | | (M-M+M | (M-M) | Mult2 | | | |

# Tomasulo Example Cycle 14

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| 1 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **14** | *FU* | Mult1 | M(A2) | | (M-M+M | (M-M) | Mult2 | | | |

# Tomasulo Example Cycle 15

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | 15 | |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| 0 | Mult1 | Yes | MULTD | M(A2) | R(F4) | | |
| | Mult2 | Yes | DIVD | | M(A1) | Mult1 | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **15** | *FU* | Mult1 | M(A2) | | (M-M+M | (M-M) | Mult2 | | | |

# Tomasulo Example Cycle 16

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | 15 | 16 |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| | Mult1 | No | | | | | |
| 40 | Mult2 | Yes | DIVD | M*F4 | M(A1) | | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **16** | *FU* | M*F4 | M(A2) | | (M-M+M | (M-M) | Mult2 | | | |

Faster than light computation
(skip a couple of cycles)

# Tomasulo Example Cycle 55

*Instruction status:*

| Instruction | | *j* | *k* | *Issue* | *Exec Comp* | *Write Result* |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | 15 | 16 |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| *Time* | *Name* | *Busy* | *Op* | *S1 Vj* | *S2 Vk* | *RS Qj* | *RS Qk* |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| | Mult1 | No | | | | | |
| 1 | Mult2 | Yes | DIVD | M*F4 | M(A1) | | |

*Register result status:*

| Clock | | *F0* | *F2* | *F4* | *F6* | *F8* | *F10* | *F12* | ... | *F30* |
|---|---|---|---|---|---|---|---|---|---|---|
| **55** | *FU* | M*F4 | M(A2) | | (M-M+M | (M-M) | Mult2 | | | |

# Tomasulo Example Cycle 56

*Instruction status:*

| Instruction | | j | k | Issue | Exec Comp | Write Result |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | 15 | 16 |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | 56 | |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| Time | Name | Busy | Op | S1 Vj | S2 Vk | RS Qj | RS Qk |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| | Mult1 | No | | | | | |
| 0 | Mult2 | Yes | DIVD | M*F4 | M(A1) | | |

*Register result status:*

| Clock | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|
| 56 | FU | M*F4 | M(A2) | | (M-M+M | (M-M) | Mult2 | | | |

- Mult2 is completing; what is waiting for it?

# Tomasulo Example Cycle 57

*Instruction status:*

| Instruction | | j | k | Issue | Exec Comp | Write Result |
|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 3 | 4 |
| LD | F2 | 45+ | R3 | 2 | 4 | 5 |
| MULTD | F0 | F2 | F4 | 3 | 15 | 16 |
| SUBD | F8 | F6 | F2 | 4 | 7 | 8 |
| DIVD | F10 | F0 | F6 | 5 | 56 | 57 |
| ADDD | F6 | F8 | F2 | 6 | 10 | 11 |

| | Busy | Address |
|---|---|---|
| Load1 | No | |
| Load2 | No | |
| Load3 | No | |

*Reservation Stations:*

| Time | Name | Busy | Op | S1 Vj | S2 Vk | RS Qj | RS Qk |
|---|---|---|---|---|---|---|---|
| | Add1 | No | | | | | |
| | Add2 | No | | | | | |
| | Add3 | No | | | | | |
| | Mult1 | No | | | | | |
| 0 | Mult2 | Yes | DIVD | M*F4 | M(A1) | | |

*Register result status:*

| Clock | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|
| 56 | FU | M*F4 | M(A2) | | (M-M+M | (M-M) | Mult2 | | | |

- Once again: In-order issue, out-of-order execution and completion.

# Compare to Scoreboard Cycle 62

*Instruction status:*

| Instruction | | j | k | Issue | Read Oper | Exec Comp | Write Result |
|---|---|---|---|---|---|---|---|
| LD | F6 | 34+ | R2 | 1 | 2 | 3 | 4 |
| LD | F2 | 45+ | R3 | 5 | 6 | 7 | 8 |
| MULTD | F0 | F2 | F4 | 6 | 9 | 19 | 20 |
| SUBD | F8 | F6 | F2 | 7 | 9 | 11 | 12 |
| DIVD | F10 | F0 | F6 | 8 | 21 | 61 | 62 |
| ADDD | F6 | F8 | F2 | 13 | 14 | 16 | 22 |

| Issue | Exec Comp | Write Result |
|---|---|---|
| 1 | 3 | 4 |
| 2 | 4 | 5 |
| 3 | 15 | 16 |
| 4 | 7 | 8 |
| 5 | 56 | 57 |
| 6 | 10 | 11 |

- 为什么scoreboard/6600所需时间较长?
  - 结构冲突
  - WAR,WAW冲突
  - 没有定向技术

# Tomasulo v. Scoreboard (IBM 360/91 v. CDC 6600)

| Tomasulo（IBM 360/91) | Scoreboard（CDC 6600) |
|---|---|
| 流水化的功能部件<br>(6 load, 3 store, 3 +, 2 x/÷) | 多个功能部件<br>(1 load/store, 1 + , 2 x, 1 ÷,...) |
| 指令窗口较大 | 指令窗口较小 |
| 有结构冲突时不发射 | 有结构冲突时不发射 |
| WAR：用寄存器重命名避免 | WAR：stall 来避免 |
| WAW：用寄存器重命名避免 | WAW：停止发射 |
| 从FU广播结果 | 写寄存器方式 |
| Control：RS | 集中式scoreboard |

# Tomasulo 算法的特点

- **控制和缓存分布在各部件中**
  - FU 缓存称“reservation stations”; 保存待用操作数
- **指令中的寄存器在RS中用寄存器值或指向RS的指针代替（称为 register renaming）**
  - 避免 WAR, WAW hazards
  - RS多于寄存器，因此可以做更多编译器无法做的优化
- **传给FU的结果从RS来而不是从寄存器来，FU的计算结果通过Common Data Bus 以广播方式发向所有功能部件**
- **Load和Store部件也看作带有RS的功能部件**
- **可以跨越分支，允许FP操作队列中FP操作不仅仅局限于基本块**

# Tomasulo 缺陷

- **复杂**
  - delays of 360/91, MIPS 10000, IBM 620?
- **要求高速CDB**
  - 性能受限于Common Data Bus

教材：Ch. 3.4-3.5

# 5.2-2 指令流动态调度方法：Tomasulo

Tomasulo技术要点 → 算法运行示例 → Tomasulo循环展开示例

1、硬件结构
2、主要数据结构
3、流水线控制过程

# Tomasulo Loop Example

| Loop: | LD | F0, 0(R1) |
|---|---|---|
| | MULTD | F4, F0, F2 |
| | SD | F4, 0(R1) |
| | SUBI | R1,R1,#8 |
| | BNEZ | R1 Loop |

- 设Multiply执行阶段4 clocks
- 第一次load 需8 clocks (cache miss), 第2次以后假设命中(hit)
- 为清楚起见，下面我们也列出SUBI, BNEZ的时钟周期

# Loop Example

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | | | | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | | | | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | | | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | | | | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | | | | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | No | | | | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 0 | 80 | FU | | | | | | | | | |

# Loop Example Cycle 1

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | | | Load1 | Yes | 80 | |
| | 1 | MULTD | F4 | F0 | F2 | | | | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | | | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | | | | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | | | | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | No | | | | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | 80 | FU | Load1 | | | | | | | | |

# Loop Example Cycle 2

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~ | | Load1 | Yes | 80 | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | | | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | | | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | | | | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | | | | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | YES | Multd | | R(F2) | Load1 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 2 | 80 | FU | Load1 | | Mult1 | | | | | | |

# Loop Example Cycle 3

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~ | | Load1 | Yes | 80 | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | | | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | | | | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | | | | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | YES | Multd | | R(F2) | Load1 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 3 | 80 | FU | Load1 | | Mult1 | | | | | | |

# What does this mean physically?



# Loop Example Cycle 4

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~ | | Load1 | Yes | 80 | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | | | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | | | | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | | | | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | YES | Multd | | R(F2) | Load1 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 4 | 80 | FU | Load1 | | Mult1 | | | | | | |

- Dispatching SUBI Instruction

# Loop Example Cycle 5

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~ | | Load1 | Yes | 80 | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | | | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | | | | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | | | | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | YES | Multd | | R(F2) | Load1 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 5 | 80 | FU | Load1 | | Mult1 | | | | | | |

- And, BNEZ instruction

# Loop Example Cycle 6

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR |
|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~ | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | | |
| | 1 | SD | F4 | 0 | R1 | 3 | | |
| | 2 | LD | F0 | 0 | R1 | 6 | | |
| | 2 | MULTD | F4 | F0 | F2 | | | |
| | 2 | SD | F4 | 0 | R1 | | | |

| | Busy | Addr | Fu |
|---|---|---|---|
| Load1 | Yes | 80 | |
| Load2 | Yes | 72 | |
| Load3 | No | | |
| Store1 | YES | 80 | Mult1 |
| Store2 | No | | |
| Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | YES | Multd | | R(F2) | Load1 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 6 | 72 | FU | Load2 | | Mult1 | | | | | | |

- **注意：F0 不是从80地址处装载的值**

# Loop Example Cycle 7

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~ | | Load1 | Yes | 80 | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | | | Load2 | Yes | 72 | |
| | 1 | SD | F4 | 0 | R1 | 3 | | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | | | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | 7 | | | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | Yes | Multd | | R(F2) | Load1 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | Yes | Multd | | R(F2) | Load2 | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 7 | 72 | FU | Load2 | | Mult2 | | | | | | |

- 对寄存器文件的操作都是第2次循环的指令

# Loop Example Cycle 8

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~ | | Load1 | Yes | 80 | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | | | Load2 | Yes | 72 | |
| | 1 | SD | F4 | 0 | R1 | 3 | | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | | | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | 7 | | | Store2 | Yes | 72 | Mult2 |
| | 2 | SD | F4 | 0 | R1 | 8 | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | Yes | Multd | | R(F2) | Load1 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | Yes | Multd | | R(F2) | Load2 | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 8 | 72 | FU | Load2 | | Mult2 | | | | | | |

- 第1次循环与第2次循环重叠执行

# What does this mean physically?



# Loop Example Cycle 9

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | | Load1 | Yes | 80 | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | | | Load2 | Yes | 72 | |
| | 1 | SD | F4 | 0 | R1 | 3 | | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | | | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | 7 | | | Store2 | Yes | 72 | Mult2 |
| | 2 | SD | F4 | 0 | R1 | 8 | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | Yes | Multd | | R(F2) | Load1 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | Yes | Multd | | R(F2) | Load2 | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 9 | 72 | FU | Load2 | | Mult2 | | | | | | |

- Dispatching SUBI，Load1执行完毕

Load2 是否可以进入执行阶段？
Store2 是否可以进入执行阶段？

# Loop Example Cycle 10

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | | | Load2 | Yes | 72 | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | | | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | 7 | | | Store2 | Yes | 72 | Mult2 |
| | 2 | SD | F4 | 0 | R1 | 8 | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 4 | Mult1 | Yes | Multd | M[80] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | Yes | Multd | | R(F2) | Load2 | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 10 | 64 | FU | Load2 | | Mult2 | | | | | | |

- Dispatching BNEZ，Load1写结果

# Loop Example Cycle 11

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~ | | Load2 | Yes | 72 | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | | Load3 | Yes | 64 | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | 7 | | | Store2 | Yes | 72 | Mult2 |
| | 2 | SD | F4 | 0 | R1 | 8 | | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 3 | Mult1 | Yes | Multd | M[80] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | Yes | Multd | | R(F2) | Load2 | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 11 | 64 | FU | Load3 | | Mult2 | | | | | | |

- Load3发射，F0 由第3次循环的Load装载地址为64单元的内容

# Loop Example Cycle 12

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~ | | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | | Load3 | Yes | 64 | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | 7 | | | Store2 | Yes | 72 | Mult2 |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 2 | Mult1 | Yes | Multd | M[80] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | 4 | Mult2 | Yes | Multd | M[72] | R(F2) | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 12 | 64 | FU | Load3 | | Mult2 | | | | | | |

- Load2写结果
- Why not issue third multiply?

# Loop Example Cycle 13

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~ | | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | | Load3 | Yes | 64 | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~ | | Store2 | Yes | 72 | Mult2 |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 1 | Mult1 | Yes | Multd | M[80] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | 3 | Mult2 | Yes | Multd | M[72] | R(F2) | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 13 | 64 | FU | Load3 | | Mult2 | | | | | | |

# Loop Example Cycle 14

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | | Load3 | Yes | 64 | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | YES | 80 | Mult1 |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~ | | Store2 | Yes | 72 | Mult2 |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 0 | Mult1 | Yes | Multd | M[80] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | 2 | Mult2 | Yes | Multd | M[72] | R(F2) | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 14 | 64 | FU | Load3 | | Mult2 | | | | | | |



Mult1执行完毕

# Loop Example Cycle 15

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | | Load3 | Yes | 64 | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | Yes | 80 | [80]*R2 |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~ | | Store2 | Yes | 72 | Mult2 |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | No | | | | | | SUBI | R1 | R1 | #8 |
| | 1 | Mult2 | Yes | Multd | M[72] | R(F2) | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 15 | 64 | FU | Load3 | | Mult2 | | | | | | |

- Mult1写结果

# Loop Example Cycle 16

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | Yes | 64 | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | | Store2 | Yes | 72 | Mult2 |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | Yes | Multd | | R(F2) | Load3 | | SUBI | R1 | R1 | #8 |
| | 0 | Mult2 | Yes | Multd | M[72] | R(F2) | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 16 | 64 | FU | Load3 | | Mult3 | | | | | | |

- Mult2执行完毕，SD1写结果，发射Mult3

# Loop Example Cycle 17

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | Yes | 64 | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | 17 | Store2 | Yes | 72 | [72]*R2 |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | | Store3 | Yes | 64 | Mult3 |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | Yes | Multd | | R(F2) | Load3 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 17 | 64 | FU | Load3 | | Mult3 | | | | | | |

- Mult2写结果，SD2进入执行阶段，发射SD3

# Loop Example Cycle 18

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | Yes | 64 | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | 17 | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | 18 | Store3 | Yes | 64 | Mult3 |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | Yes | Multd | | R(F2) | Load3 | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 18 | 64 | FU | Load3 | | Mult3 | | | | | | |

- SD2进入写结果阶段，LD3进入执行阶段，SD3进入执行阶段 （假设地址计算部件多个）

# Loop Example Cycle 19

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | 17 | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | 18 | Store3 | Yes | 64 | Mult3 |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 4 | Mult1 | Yes | Multd | M[64] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 19 | 64 | FU | Load3 | | Mult3 | | | | | | |

- LD3写结果

SD3进入执行阶段（计算地址）

# Loop Example Cycle 20

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | 17 | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | 18 | Store3 | Yes | 64 | Mult3 |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 3 | Mult1 | Yes | Multd | M[64] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 20 | 64 | FU | Load3 | | Mult2 | | | | | | |

- Mult3 20~23

# Loop Example Cycle 21

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | 17 | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | 18 | Store3 | Yes | 64 | Mult3 |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 2 | Mult1 | Yes | Multd | M[64] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 21 | 64 | FU | Load3 | | Mult2 | | | | | | |

- Mult3 20~23

# Loop Example Cycle 22

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | 17 | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | 18 | Store3 | Yes | 64 | Mult3 |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 1 | Mult1 | Yes | Multd | M[64] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 22 | 64 | FU | Load3 | | Mult2 | | | | | | |

- Mult3 20~23

# Loop Example Cycle 23

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | 17 | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | 18 | Store3 | Yes | 64 | Mult3 |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | 0 | Mult1 | Yes | Multd | M[64] | R(F2) | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 23 | 64 | FU | Load3 | | Mult2 | | | | | | |

- Mult3 20~23,Mult3执行完毕

# Loop Example Cycle 24

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | 17 | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | 18 | Store3 | Yes | 64 | [64]*R2 |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | No | | | | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 24 | 64 | FU | Load3 | | Mult2 | | | | | | |

- Mult3 20~23,Mult3写结果

# Loop Example Cycle 25

**Instruction Status**

| | ITER | Inst. | i | j | k | Issue | Exec | WR | | Busy | Addr | Fu |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 1 | LD | F0 | 0 | R1 | 1 | 2~9 | 10 | Load1 | No | | |
| | 1 | MULTD | F4 | F0 | F2 | 2 | 11~14 | 15 | Load2 | No | | |
| | 1 | SD | F4 | 0 | R1 | 3 | 10 | 16 | Load3 | No | | |
| | 2 | LD | F0 | 0 | R1 | 6 | 11 | 12 | Store1 | No | | |
| | 2 | MULTD | F4 | F0 | F2 | 7 | 13~16 | 17 | Store2 | No | | |
| | 2 | SD | F4 | 0 | R1 | 8 | 12 | 18 | Store3 | No | | |

**Reservation Station:**

| | Time | Name | Busy | Op | Vj | Vk | Qj | Qk | Code | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Add1 | No | | | | | | LD | F0 | 0 | R1 |
| | | Add2 | No | | | | | | MULTD | F4 | F0 | F2 |
| | | Add3 | No | | | | | | SD | F4 | 0 | R1 |
| | | Mult1 | No | | | | | | SUBI | R1 | R1 | #8 |
| | | Mult2 | No | | | | | | BNEZ | R1 | Loop | |

**Register Result Status**

| | Clock | R1 | | F0 | F2 | F4 | F6 | F8 | F10 | F12 | ..... | F30 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | 25 | 64 | FU | Load3 | | Mult2 | | | | | | |

- SD3写结果

# Summary

- **Tomasulo Algorithm 三阶段**
  1. **Issue—从FP操作队列中取指令**
     - 如果RS空闲(no structural hazard), 则控制发射指令和操作数 (renames registers).
  2. **Execution—operate on operands (EX)**
     - 当两操作数就绪后，就可以执行
       如果没有准备好，则监测Common Data Bus 以获取结果
  3. **Write result—finish execution (WB)**
     - 将结果通过Common Data Bus传给所有等待该结果的部件; 表示RS可用
- **基本数据结构**
  1. **Instruction Status**
  2. **Reservation Station**
  3. **Register Result Status**

# Summary

- **Reservations stations: 寄存器重命名，缓冲源操作数**
  - 避免寄存器成为瓶颈
  - 避免了Scoreboard中无法解决的 WAR, WAW hazards
  - 允许硬件做循环展开
- **不限于基本块(IU先行，解决控制相关)**
- **贡献**
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation
- **360/91 后 Pentium II; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264使用这种技术**

# Summary：Tomasulo算法实现循环重叠执行?

- **寄存器重命名技术**
  - 不同的循环使用不同的物理寄存器 (dynamic loop unrolling).
  - 将代码中的静态寄存器名修改为动态寄存器指针 “pointers”
  - 有效地增加了寄存器个数
- **关键: 整数部件必须先行，以便能发射多个循环中的操作**

# Acknowledgements


- **These slides contain material developed and copyright by:**
  - John Kubiatowicz (UCB)
  - Krste Asanovic (UCB)
  - John Hennessy (Standford)and David Patterson (UCB)
  - Chenxi Zhang (Tongji)
  - Muhamed Mudawar (KFUPM)
- **UCB material derived from course CS152、CS252、CS61C**
- **KFUPM material derived from course COE501、COE502**